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Abstract
In the basic genetic algorithm and its variations, they usually process the calculations in a
sequential way so that the waiting time for every generation member awaited to be processed increases
dramatically when the generation evolution continues. Consequently the algorithm converging rate
becomes a serious problem when we try to apply the genetic algorithm in real time system operations
such as in the packet scheduling and channels assignment in the fiber optic networks. We first propose
in this paper a genetic algorithm accelerator which has the capability not only to accelerate the
algorithm convergent rate but also to have its solution to reach the problem’s optimum solution. Then
we develop hardware blocks such as the blocks of Base Generator, Operation Selector, Delta
Calculator, Duplicate Priority Encoder, Abort Priority Encoder and Next Generator, etc. to realize this
proposed generic algorithm accelerator. Due to these hardware blocks realizations it will enhance the
speed of the algorithm converging rate and make certain its convergent solution reaches the problem’s
optimum solution.
Key Words: Genetic Algorithm, Packet Scheduling, Base Generator, Operation Selector, Delta
Calculator, Duplicate Priority Encoder, Abort Priority Encoder, Next Generator
1. Introduction
From the point of view of Darwin’s theory of evolu-
tion, those organisms suitably for living will survive th-
rough many evolutions. Frommany experimental tests it
demonstrates that genetic algorithm is not only an effec-
tive but also an efficient method for searching the prob-
lem’s optimum solution. Its applications cover a wide
range of areas such as in the field of needing an enor-
mous data computations, information retrieval, timing
closure, packet scheduling and real time system opera-
tions etc.
In the genetic algorithm, it uses the same philosophy
as in the evolution theory, the organisms use special rules
to combine and arrange many genes to form their chro-
mosomes. The genetic algorithm considers every possi-
ble solution considered as a linear chromosome set whi-
ch consists of several serial problem parameters for the
problem considered. It then uses binary encoding to digi-
tize every chromosome to form an information code for
chromosome. By observing these information codes we
can examine in the simulation environment every chro-
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mosome behavior. By implementing crossover, mutation
and selection processes it continuously generate new ge-
nerations with better qualities and eliminate those infe-
rior chromosomes so as to reach the problem’s optimum
solution [1].
In traditional genetic algorithm it needs to process
the calculation sequentially for each generation member
and the computation complexities increase as the chro-
mosomes evolve from generation to generation. It results
that the waiting time to process every generation mem-
ber increases dramatically. The evolution speed or the
converging speed, i.e. the time from starting the evolu-
tion till finding the optimum solution, becomes slower
and it needs to wait an enormous time for their turn to be
processed. Furthermore the system needs a lot of time to
process the codes matching and mutation operations so
the evolution time for every generation will be dragged
accordingly. It therefore does not have any improvement
in the converging speed by only digitizing the chromo-
somes. It therefore could not satisfy the high perfor-
mance real time operation requirement. It then becomes
a challenging issue for the industry and the program de-
velopers to find ways to speed the converging rate in the
genetic algorithm operation to avoid the long cumber-
some computation time and even further to consider the
way to meet the real time system [24] requirement when
information is transmitted through the optic fiber net-
work [5].
An example, as shown in Figure 1 [7], is given to il-
lustrate the scheduling problem in a star-based network
that a number of packets with variable lengths from four
nodes (N) arriving at Passive Star Cobbler (PSC), in whi-
ch there are K parallel channels per fiber (in usual, the
number of nodes is smaller than the number of wave-
lengths.). In this figure, notation Pij is denoted as the j-th
packet from node i. In order to minimize the total packet
switching delay time and maximize the channel utiliza-
tion, these packets should be well scheduled in these K
available channels. In the literatures, the scheduling of
sequencing tasks for multiprocessor has been addressed
extensively and proved to be an NP-hard problem [6].
Similarly, the packet scheduling and wavelength assign-
ment problem under the constraint of maintaining the se-
quence in order is also well known as a difficult-to-solve
issue. From searching available literatures, we believe
that it is hard to design a real-time scheduling algorithm
to resolve the NP-hard problem by implementing general
heuristic schemes. The organization of this paper is as
follows. In Section 2 we introduce the general genetic al-
gorithms for packet scheduler so as to introduce the defi-
nition of general genetic algorithm, the usage of fitness
function and its implementation. In Section 3 we intro-
duce the hardware design for the parallel-processing of
the genetic algorithm and then we discuss in detail of
each hardware function block in Section 4.We draw con-
clusions in Section 5.
2. General Genetic Algorithms for
Packet Scheduler
The G-GA, General Genetic Algorithm, mechanism
applied in industrial engineering contains three main
components: the Crossover Component (XOC), the Mu-
tation Component (MTC) and the Selection Component
(SLC), as shown in Figure 2 [7,8]. Aprocess to apply the
G-GAmechanisms in solving the optimization problem
of packet scheduling and wavelength assignment in net-
works is named as the General GAs Packet Scheduler
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Figure 1. An example illustrates the packet scheduling problem in a star-based network.
(G-GAPS) [7]. Basically, the G-GAPS needs to use a
collection window (C) for collecting packets. As soon as
the scheduling process is executed, a new collection win-
dow will be started. By using this collection window, it
will smooth the traffic flow if the window size is pro-
perly selected.
2.1 Definition
In G-GAPS, packets destined to the same output port
are collected and permutated for all available wave-
lengths to form a chromosome (i.e., a chromosome pre-
sents a kind of permutations), in which each packet is
referred to a gene. The example shown in Figure 3 [7]
demonstrates that a set of collected packets (P) with dif-
ferent lengths (l) and time stamps (T) are permutated for
two available wavelengths (W1 and W2) to form a chro-
mosome. A number of chromosomes, denoted as N, will
be first generated to form the base generation (also called
the first generation). Following the sequencing, each ar-
rival packet is associated with a time stamp and all permu-
tations will follow these time stamps of packets to be exe-
cuted as in the scheduling principle. Therefore, the prob-
lem becomes of finding the proper switching time and to
decide the associated wavelength of a packet so that the
precedence relations of the same connection can be main-
tained and the total required switching time (TRST) of the
schedule can be minimized. More definitely, the TRST
presents the maximum scheduled queue length of packets
assigned into different wavelengths. Therefore, we can
define the TRST(j) by the formula as [7]:
TRST (j) = max {trst (wj (1)), trst (wj (2)),.....,
trst (wj (K))}
(1)
where j is the j-th chromosome, and trst(Wj(k)) is the
TRST for those packets scheduled in the k-th wave-
length of the j-th chromosome. Here we assume an opti-
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Figure 2. The flow block diagram of the G-GAPS.
Figure 3. An example presents a permutation to form a chromosome.
cal fiber carries K wavelengths.
2.2 The Fitness Function
The fitness function, denoted as  in the G-GAPS is
defined as the objective function that we want to opti-
mize. It is used to evaluate various chromosomes during
selection operation to determine which offspring should
be remained as the parents for the next generation. The
objective function in the scheduling is the TRST and it is
often converted into maximization form. Thus, the fit-
ness value of the j-th chromosome, denoted as  (j), is
calculated as following [7]:
 ( ) ( )j TRST jworst 1 (2)
Where   1
worst
u v uvl represents the worst TRST in
the first generation (i.e., all packets are scheduled in
one wavelength.). Therefore, the optimal schedule will
be the chromosome with the largest fitness value de-
noted as opt.
2.3 Implementation of the Genetic Algorithms
In G-GAPS, each crossover operation selects two
chromosomes from the same generation and generates
two new offspring that treated as the candidates for the
next generation. These candidate offspring will involve
in the mutation operation and in the selection operation
according to their mutation probabilities (Pm) and fit-
ness values, respectively [7].
In the implementation, we simply assume the num-
ber of chromosomes in the base generation, say N, is
even. Let Pc and Pm denote as the crossover and muta-
tion probabilities, respectively. According to roulette
wheel method, the probability of selecting the j-th chro-
mosome is s j rj r
r N



  ( ) / ( )1 .
3. Hardware Design for the Genetic
Algorithm Accelerator
When problems, for whatever reasons, could not be
solved by common mathematical operations it is usually
resorted to using computer computations. Hardware for
genetic algorithm accelerator [8] has been developed in
the computation algorithm to speed its computation so as
to quickly converge to a result that is also close to the op-
timal solution for the problem. The accelerator consists
of (1) a chromosome generator to generate the initial
population of chromosomes that each chromosome has
distinct information code, (2) a chromosome accumula-
tor in which there is at least a crossover unit and many
mutation units to crossover son generation chromosomes
that mostly with different codes. It is then, according to
the evolution process for the generation of these chromo-
somes, to develop and evaluate the functional relation of
Fitness Value for this son generation chromosomes,
(3) an Offspring Candidate Pool to collect and group
those son generation chromosomes that meet the require-
ments, i.e. to have a value exceeds a standard adaptive
value, and (4) an Offspring Pool to select those candidate
chromosomes in each group suitable for crossover and
store them into the Offspring Pool. In these processes ex-
ecutions, they can meet high speed real time computa-
tion requirement because they are all designed and pro-
cessed in the architecture so as to increase their processing
speed. By extending the base architecture as discussed
above we have the hardware architecture for the genetic
algorithm accelerator as shown in Figure 4. The IO regis-
ters list and their descriptions are shown in Table 1.
4. The Description of Functional
Blocks Description
4.1 Random Generator
One of the most important issues of implementing
Genetic Algorithm is the random probability. To make
the whole algorithm like an “Natural Selection” we de-
sign an 89th order generator polynomial to generate
maximal length (M-sequence) PN codes orders to simu-
late the corresponding random numbers. The octal repre-
sentation of the generator polynomial is [400,000,000,
000,000,000,000,000,000,151], and the random genera-
tor will start to shift when the power is on and we take
and assign part of the bits of the random generator to the
corresponding blocks to assume the roles of the random
numbers when the Genetic Algorithm is operating.
4.2 Base Generator
An architecture of the base generator is shown in
Figure 5. We can choose the random number or the IO
register setting value to be the first generation chromo-
some by setting the IO register “base_sel”. If users have
better first generation chromosome values from prior-
calculation, or previous result or experience values, they
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can fill ‘1’ to the IO register “base_sel” after setting the
sets of IO registers “a0~a7,b0~b7,c0~c7,d0~d7” or fill
‘0’ to the IO register “base_sel” to load the random num-
bers from the random generator. There is a multiplexer
block to determine the first generation chromosome or the
son of the previous generation to enter the following cal-
culations by the signal “son_generation” from the block B
“Generation Counter”. There is a set of the only set and is
the only set of flip-flops in the calculation cycle, to latch
the current operators to the following calculation.
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Figure 4. Hardware architecture for genetic algorithm accelerator.
Table 1. IO registers list and their descriptions
base generation source selection
0: from random generatorbase_sel:
1:user-defined as in the following IO registers
base_a0[9:0] ~ base_a7[9:0] user-defined base generation a0~a7
base_b0[9:0] ~ base_b7[9:0] user-defined base generation b0~b7
base_c0[9:0] ~ base_c7[9:0] user-defined base generation c0~b7
base_d0[9:0] ~ base_d7[9:0] user-defined base generation d0~b7
total_gen_no[4:0] total operating generation numbers
exchange_bit_map[9:0] define which bits supposed to be exchanged in crossover
inverse_bit_map[9:0] define which bits supposed to be inversed in mutation
compare_seed[3:0] if the random number equals to the compare seed, the mutation will be done in
this generation
compare_mask[3:0] choose which bits would not be compared with the compare seed to determine
the mutation probability
X1[15:0] ~ X4[15:0] the input values of the fitness value formula
target_Y[27:0] the target fitness value of the fitness value formula
survival_no[2:0] determine the survival numbers of the son chromosomes to pass to next
generation
4.3 Generation Counter
A generation counter is shown in Figure 6. This
block records the current generation and compares it with
the value of IO register “total_gen_no” to determine is it
the correct number of generations to stop the procedure
and then to store the final estimating parameters from the
fitness value formula. If the counting value is ‘0’, it
means it is the base generation. If the counting value is
not ‘0’, it means it is the son generation and the signal
“son_generation” will go to ‘1’ to inform the block A
“Base Generator” to pass the son chromosomes of last
generation through multiplexer to the next calculation
cycle. If the value of the generation counter equals to
total_gen_no, the signal “done” will go to ‘1’ to informs
that it is the final generation and to command the result-
ing flip-flops to store the final estimating parameters
from the fitness value formula. On the other words, users
can control the total generation numbers by setting the
IO register “total_gen_no”.
4.4 Operator
The operation is shown in Figure 7. This block plays
the role of “God”. It imitates the life’s crossover and mu-
tation of genes to generate and different possible opera-
tors so as to increase the possibility of finding the opti-
mal fitness value. It contains 3 sub-blocks, the crossover,
the mutation and the multiplexer.
 Crossover:
In Figure 8, it shows the operation of the crossover. It
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Figure 5. Base generator.
Figure 6. Generation counter.
Figure 7. Operator.
references to the IO register “exchange_bit_map” to ex-
change the bits of two different genes in the same group
to create the various different son generation. For exam-
ple if the IO register “exchange_bit_map” equals 10’b01,
0000,1100, the crossover of “a” group will exchange bit
8, bit 3 and bit 2 of a0 and a1 to create different son
generation.
Mutation:
The mutation operation is shown in Figure 9. It
references to the IO register “inverse_bit_map” to in-
verse the bits of the input gene to create another kind
of son generation. For example if the IO register “in-
verse_bit_map” equals 10’b01,0000,1100, then the bit
8, bit 3 and bit 2 of the input genes will be inversed by
the mutation.
MUX:
This multiplexer will reference to the signal “cross-
over_mutation_sel” of the block D “Operation Selector”
to pass the crossovered genes or the mutated genes to the
following operation.
4.5 Operation Selector
As shown in Figure 10 is the block of operation se-
lection. This block is to determine which operation will
be processed in this generation, either crossover or muta-
tion. Before this we should set two IO registers “com-
pare_seed” and “compare_mask”. This block will com-
pare the “compare_seed” with the random number ge-
nerated from part of the bits of the random generator,
and if they are match, it means this generation will be in
mute operation otherwise this generation will be in cross-
over operation. But because the seed is a 4-bit number,
the probability that the seed and the random number are
the same is fixed at 1/16, and we don’t like this kind of
fixed probability, so we add a IO register “compare_
mask”. If the corresponding bit of the “compare_mask”
is ‘0’, we will compare this bit. On the other hand, if the
corresponding bit is ‘1’, we will not compare that bit and
think they are the same. Now we can change the proba-
bility of the mutation by setting the IO register “com-
pare_mask”. If the “compare_mask” contains two ‘1s’, it
means the probability of the mutation is 1/4.
4.6 Fitness Value and Delta Calculator
In Figure 11, it shows the functional operation of the
fitness value and the delta calculation. After a total ope-
rations of 32 parallel “Operator” blocks, we have col-
lected all the new son generations and nowwe can calcu-
late the fitness value by using new eight sets of son ope-
rators individually. In this block we take the inputs of
value X1~X4 and set in the IO register “X1~X4” posi-
tions and use the new generation genes to calculate the
corresponding “cal_Y” value, and then compare it with
the “target_Y” in the IO register to find their difference
“delta”.
4.7 Delta Compare and Encode
Delta compare and encode functional block is shown
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Figure 8. Crossover.
Figure 9. Mutation.
Figure 10. Operation selector.
in Figure 12. After the block “Fitness Value and Delta
Calculator”, we get the difference value between the cal-
culated and the target fitness values of the eight sets of
new genes. To further analyze, we compare each differ-
ence “delta” and give each of them a priority named
“delta_priority”. If the value of “delta” is small, it means
that the set of genes is closer to our target and that is a
good set of genes, and we give it a higher priority. On the
other hand, the value of the priority is low.
4.8 Duplicate Priority Encode
Duplicate priority encode functional block is shown
in Figure 13. We have sorted the eight sets of new genes
and make out them from the best to the worst, and we
have to find out how many and which should be dupli-
cated to replace the bed genes. In this block, we can
reference to the IO register “survival_no” to determine
how many genes should be duplicated and the value in
the “delta_priority” to give each one a “duplicate_prior-
ity”. If the delta priority is greater than the survival num-
ber, it means that it should be duplicated to replace the
bad gene, and if the “delta_priority” is equal to or less
than the survival number, it means that it should be du-
plicated to replace others, and we set its “duplicate_pri-
ority” to ‘0’.
4.9 Abort Priority Encode
The abort priority block is shown in Figure 14. The
operation of this block is like the above block G, but this
block is to find out the abort priority to determine how
many and which sets of genes that should be replaced. If
we find the sets of genes should not be aborted then we
give it an “abort_priority” value ‘0’. On the other hand,
the worst set of genes has the highest “abort_priority”,
and the value of the highest “abort_priority” should be
equal to the value of the highest “duplicate_priority” be-
cause they are all reference to the “survival_no” to deter-
mine the “abort_priority” and “duplicate_priority”. And
if the “abort_priority” is not ‘0’, it should be aborted.
4.10 Ext Generation
The exit generation is shown in Figure 15. Finally,
we know which sets of genes should be duplicated to re-
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Figure 11. Fitness value and delta calculator.
Figure 12. Delta compare and encode.
Figure 13. Duplicate priority encode.
Figure 14. Abort priority encode.
Figure 15. Next generation.
place which sets of genes, and what we have to do is to
take the sets of genes which have not ‘0’ “duplicate_pri-
ority” to replace the sets of genes which have not ‘0’
“abort_priority” and the value is the same with “dupli-
cate_priority”. After we complete all computations of
this generation it will generate the new and better genes
for the next generation.
5. Matlab Simulation Results
In order to verify that our proposed architecture can
generate a better solution, we use Matlab simulation
software to verify the excellence of this structure. We use
Poisson distribution to determine the packet outcome
probability.We use exponential distribution to determine
packet length, using 1ms as the smallest unit and setting
collection window as 20 ms, Crossover rate 80%, and
Mutation rate 5%. At the same time, the simulation of
GA by using the conventional architecture, as shown in
Figure 1, is processed. We conduct crossover and muta-
tion of chromosomes (packet data), similar to the optimal
packet scheduling architecture. However, the largest dif-
ference is that the entire packets in one generation must
all be processed before the system can proceed on to the
next generation. By using to these parameters, the con-
verging patterns, between these two architectures, are
shown in Figure 16.
The solid line and the dash lines in the plot represent
the Genetic Algorithm Accelerator and G-GAPS, respec-
tively. It is obvious that the new architecture not only has
the outstanding result in the first attempt, but also has
faster convergence.
6. Conclusion
We developed a genetic algorithm by combining the
evolution principal in the traditional genetic algorithm of
‘selecting and duplicating the better quality chromo-
somes for the next generation from large samples of the
current generation’ and the concept in the steady genetic
algorithm of ‘reducing computation time between gene-
rations to minimize the computation waiting time for
codes matching and mutation operations’. Therefore
from the real time system point of view and based on the
same number of time frames it will generate ‘more’ and
‘better’chromosomes in the genetic algorithm than those
in the traditional genetic algorithm. It will speed the con-
verging rate to reach the optimum solution. By realizing
this algorithm concept in hardware implementation it
further pronounces its real time characteristic.
On the other hand in solving many real time system
problems it shows its superior characteristic of using
hardware implementation to realize algorithms. Com-
paring with the simulated results by using the traditional
algorithm, the steady state genetic algorithm and the al-
gorithm developed in this paper clearly show their supe-
rior performance in solving this kind of real time system
problems.
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